In this work we show that no constant memory silent self-stabilizing algorithms exist for identification of the centers of a graph, leader election, and spanning tree construction.
Introduction
The large number of processors and the often unreli- Permission to make dlgitsilhard copiesof sII or part of Wla material for personal or classroomuseia granted without fee provided that the copies are not madeor distributed for profit or cornrnerelaladvantage,the copyright notice, the title of the publication and its dste appear,and notice ia given that copyright ia by permissionof the ACM, Inc. To copy otherwise, to republish, to post on savers or to redktribute to lists, requiresspecific pennk A self-stabilizing distributed system converges to a desired behavior starting from any state.
In this research we define and investigate a specific class of self-stabilizing algorithms, namel y silent selfstabilizing algorithms.
A self-stabilizing algorithm is silent if it converges to a global state after which the values stored in the communication registers are fixed.
The detection of inconsistency of a self-stabilizing distributed system is simple when the protocol is s;lent.
In particular, the inconsistency of a silent protocol can be distributively detected in a single time unit -iff no processor changes the contents of the communication registers then the system is in a consistent state. message passing is used to deliver the value of the communication registers (port buffers) as described in [8] it would be enough to send some encrypted proof that the value is not changed. At each delivery a key is chosen randomly and the checksum relatively to this key is sent together with the key. In this way the communication bandwidth usage can be dramatically reduced.
The interest in distributed and parallel systems of (identical) processors with small memory size is motivated by current microprocessor technology (See e.g.
[1]). The mass production of microprocessors motivates multiprocessing systems in which each processor is equipped with a small amount of memory. In another context, microprocessors are used in switches of highspeed networks to support the distributed coordination (See e.g. [19] sults show that at least fl(log n) bits per a processor are required for any silent self-stabilizing spanning tree construction algorithm.
The reminder of the paper is organized as follows. In the next section we formalize the assumption on distributed system. In Section 3, Section 4 and Section 5 we present the lower bounds for finding the centers, leader election and tree construction, respectively. We conclude in Section 6.
Distributed System
A distributed system consists of n processors denoted by P1, P2, . ..j Pn.
In a uniform system all the processors are identical and the subscripts 1, 2, 3, . . . n are used for convenience only.
In a semi-uniform system all the processors but P1 are identical; again the subscripts 2, 3,. . . n are used for convenience only. We also consider id-based systems in which every processor, Pi, 1< i < n is unique. Each processor resides on a distinct node of the system's communication
Two processors connected by an edge of G are neighbors. Communication among neighboring processors is carried out by communication registers.
In the sequel we use the term registers for communicant ion registers.
An edge e = (i, j) of G stands for two registers ri,j and rj,i. For every such edge e = (i, j), Pi and Pj can read the contents of ri,j and rj,; . P; (Pj ) can also write into Vi,j (rj,i, respectively).
We refer to the registers in The configuration of a chain is represented as (SI x RI,Z X RZ,I X Sz X . ..&_l.n X .~,n-~X Sri).
A, run of the system is a finite or infinite sequence of configurations R = (cl, C2, .)
St.
for i= 1,2,..., Ci+ĩ s reached from Ci by a step.
We proceed by defining the self-stabilization requirements for distributed systems. The behavior of a system. is specified by a set of runs. Define a task LR to be a set of runs which are called legitimate runs.
A configuration c is safe with respect to a task LR and a algcmithm AL if the execution of AL starting from c belongs to LR.. Finally, an algorithm AL is seif-stabikzing for a task LR, if starting in any system configuration the algorithm reaches a safe configuration.
A. self-stabilizing algorithm is silent if the value of the communication registers are fixed throughout any execution of LR. A silent system configuration is a configuration such that any run that starts in this configuration is silentz.
3
Centers of a Graph A simple silent self-stabilizing algorithm for finding the centers of trees is presented in [18] . The algorithm is designed for uniform systems and uses @(log n) memory bits per a processor. In this section we present a tight lower bound for such an algorithm.
Furthermore, we also show that an algorithm of finding centers in a graph of id-based or semi-uniform system requires Q(log n) memory bits per communication register as well.
2(Obviously, every silent configuration of a self-stabilizing sYstem is safe and every safe configuration of a silent self-stabilizing system is silent.
The impossibility result for uniform systems is proven for a chain (i.e. line) of identical processors. We prove that the size of a communication register is at least Q(log n) bits. Note that this lower bound implies that Q(log n) bits is a bound on the size of the memory of a processor that reads the contents of the registers. Xn be a configuration of the system, where xi is the state of the processor Pi, ai (bi) is the value stored in ri,i+l (ri+l ,i, respectively).
Denote the number of values that can be stored in a register by k.
We claim that in every chain of n > kz + 2 processors there exist i, and j, i # j, such that ai = aj and bi = bj.
The claim is proven by counting the number of possible combinations for a pair (ai, bi ) which is kz. Thus, in a chain of k2 + 2 or more processors at least one pair (ai, bi) appears more than once.
We use the notations c = Ll, a~, bit L2, ai, b~, L3 to denote a silent system configuration of a system in which their exists i and j such that ai = aj and bi = bj. In the above notation Li represents a sequence of processor states and register values that is a portion of the configuration.
Recall that a silent system con- Thus, in a uniform system of n processors, each register must be able to store at least k~(n-2)1/2 values. Hence, the number of bits in each register is Q(log n).
s Since a chain is a type of tree as well as a type of arbitrary graph the above theorem applies to trees and arbitrary graphs as well.
To prove the impossibility result for id-based systems we need to ensure that no identifier appears twice in the silent configuration we construct. In particular, c' cannot be a valid configuration of id-based system since the processors in L2 of Theorem 3.1 appear twice. The result is attained as follows. We use two configurations c1 and cz of chain systems of kz + 2 processors each, and we require that the set of processor identifiers in c1 does not include any identifier of processor in C2 (and vice versa). We choose c1 and cz out of infinitely many possible systems of k2 + 2 processor b. L3 and C2 = chains such that Cl = Ll, ai, bi} L2, ai, t, L~, a,, bi, L!, ai, bi, L~. To apply the arguments of Theb L~, a,, bi, L3 orem 3.1 we define cl = Ll, ai, b;, Lz, aj,~, and C1l = L1, ai, bi, L3.
Note that for the case of semi-uniform system we cannot assume that Ct and c" are valid configurations since it is possible that one of the processors in L2 is the special processor.
In such a case c' includes two special processors and c" includes none. To apply the arguments of Theorem 3.1 we choose c out those system configurations in which the special processor is the leftmost processor in the chain.
4
Leader Election
Self-stabilizing leader election algorithms for prime sized uniform rings with constant memory per-processor are presented in [17] . The algorithm in [17] assumes that the activities in the system are controlled by a central demon [ say serially) communicates the identifiers and then converges to a silent configuration.
Note that leader election in semi-uniform system is a trivial task that does not, require communication -the special processor is a natural candidate for a leader.
The lower bound is proven for a ring of processors.
We prove that the size of a communication register is at least Q(log n) which implies Q(log n) bound on the size of the memory of a processor. Let~1, al, bl, z2, az, bz, ..,, xi, ai, bi, . . ..zn. an, bn be a configuration of the system, where xi is the state of the processor Pi, ai (bi) is the value stored in~i)i+l (ri+l,i, respectively).
We claim that in every ring of n > k2 there exist i and j, i # j, such that ai = aj and bi = bj. The claim is proved by counting the number of possible combinations for a pair (ai, bi) which is k2. Thus, in case k < n112 there must exist i and j as defined above.
We use the notation c = L1, ai, bi, L2, ai, bi to denote a silent system configuration in which there exist i and j such that ai = aj and bi = bj. Construct two configurations c' = L1, ail bi and Cfl x L2, ai, bi. It is easy to see that c' and c'! are silent configurations.
We precede by case analysis. In case the leader is in L1 then cl! is a silent configuration with no leader.
Otherwise, c' is a silent configuration with no leader.
We can apply our proof to a system with k < n112. Thus, the at least !Q(log n) bits per register are required for any silent self-stabilizing leader election algorithm. a ring with a composite number of processors then the result of Theorem 4.1 is not applicable to the algorithm presented in [17] . For the sake of completeness, we prove in the next Theorem that there is no constant size self-stabilizing silent algorithm for the restricted case of prime sized uniform rings. The silent configuration of a ring of size p2 may be combined with itself arbitrarily many times to produce a silent configuration of zp2 processors using the above method. The resulting silent configuration may be combined with the silent configuration of a ring of pl processors to produce a silent configuration of pl + zp2 processors. Such a silent configuration will include z + 1 leaders. We have proved our contradiction, since for infinitely many values of z the above silent configuration represents a ring with a prime number of processors. 9 5 Tree Construction A silent self-stabilizing algorithm for tree construction appears in [9] and uses @(log n) bits per a register. The algorithm of [9] is designed for semi-uniform system, In this Section we prove that there is no silent selfstabilizing algorithm for tree construction in a semiuniform id-based system that uses o(log n) bits per register. Hence we prove that the algorithm in [9] is optimal in its memory requirements.
The lower bound is proven for a special graph this graph is a combination of triangles such that two triangles are connected by a link, see Figure 1 . Figure  1 includes four graphs titled:
Clearly, in a spanning tree there is exactly one path from the root to every processor.
Thus, exactly one link of every triangle in the graph does not belong to the tree. This fact is demonstrated in the graph titled
Tree. In addition, if the number of states is small then in a "big enough graph" there are two edges ei and ej among the edges that do not belong to triangles, such that the values stored in the registers that implement ei and ej are identical (as marked in the graph titled Tree).
We use the tree to construct a non-tree graph with no special processor. Let ri,i+l (ri+l ,i) be the registers with the marked values ai (bi, respectively) in the upper portion of the Tree graph, and let rj,j +1 (rj+l,j ) be the register marked by ai, (bi, respectively) in the lower portion of the Tree graph.
The construction "disconnects" ri,i+l from ri+l ,i and also "disconnects" rj,j+l from rj +l,j and then "connects" rj,j+l with ri+l ,i. This construction keeps the "environment" of each processor in the connected portion of the graph, unchanged. This is obvious for those processors that belong to this portion and cannot read the value of ri,i+l or rj+l,j in the tree. The processor that read the value ai from ri,i+l in the tree graph reads the value ai from rj,j+l in the non-tree without special processor graph. Similarly, the processor that read the value bi from rj+l ,j in the tree graph reads the value bi from ri+l ,i in the non-tree without special processor graph. At this stage we can conclude the lower bound for id-based systems -the obtained configuration of the non-tree graph is a silent configuration. However, for semi-uniform systems we must show that a special processor exists in the silent configuration.
To do so we perform an additional construction step.
The last step is described in the Non tree with special processor graph of Figure 1 . In this step the tree and the non-tree without special processor graphs are combined to obtain a non-tree with special processor. The idea is to disconnect a non-tree link from a triangle in both graphs and to connect the tree and the non-tree without special processor graphs (by non-tree links) in a way that ensures that the environment of every processor is kept unchanged. Q(log n) bits per a register.
Proof:
Let k be the number of values that can be stored in a communication register. In a portion of the graph that contains k2 + 2 sequential triangles there must exist two edges ei and ej among the edges that do not belong to a triangle, such that the values stored in the registers that implement ei and ej are identical. Thus, our technique can be applied to any graph with more than k2 + 2 triangles.
Since the number of processors in such a graph is t3(rz) the order of k is i2(nl/2). Thus, the number of memory bits required is L?(log n). 
